Video processing systems such as HEVC requiring low energy consumption needed for the multimedia market has lead to extensive development in fast algorithms for the efficient approximation of 2-D DCT transforms. The DCT is employed in a multitude of compression standards due to its remarkable energy compaction properties. Multiplier-free approximate DCT transforms have been proposed that offer superior compression performance at very low circuit complexity. Such approximations can be realized in digital VLSI hardware using additions and subtractions only, leading to significant reductions in chip area and power consumption compared to conventional DCTs and integer transforms. In this paper, we introduce a novel 8-point DCT approximation that requires only 14 addition operations and no multiplications. The proposed transform possesses low computational complexity and is compared to state-of-the-art DCT approximations in terms of both algorithm complexity and peak signal-to-noise ratio. The proposed DCT approximation is a candidate for reconfigurable video standards such as HEVC. The proposed transform and several other DCT approximations are mapped to systolic-array digital architectures and physically realized as digital prototype circuits using FPGA technology and mapped to 45 nm CMOS technology.
Introduction
over-Internet protocol networks [3] are prominent areas where such requirements are evident. Other noticeable fields are geospatial remote sensing [4] , traffic cameras [5] , automatic surveillance [1] , homeland security [6] , automotive industry [7] , and multimedia wireless sensor networks [8] , to name but a few. Often hardware capable of significant throughput is necessary; as well as allowable area-time complexity [8] .
In this context, the discrete cosine transform (DCT) [9] [10] [11] is an essential mathematical tool in both image and video coding [8, [11] [12] [13] [14] [15] . Indeed, the DCT was demonstrated to provide good energy compaction for natural images, which can be described by first-order Markov signals [10, 11, 13] .
Moreover, in many situations, the DCT is a very close substitute for the Karhunen-Loève transform (KLT), which has optimal properties [9] [10] [11] 13, 14, 16] . As a result, the two-dimensional (2-D) version of the 8-point DCT was adopted in several imaging standards such as JPEG [17] , MPEG-1 [18] , MPEG-2 [19] , H.261 [20] , H.263 [21, 22] , and H.264/AVC [23, 24] .
Additionally, new compression schemes such as the High Efficiency Video Coding (HEVC) employs DCT-like integer transforms operating at various block sizes ranging from 4×4 to 32×32 pixels [25] [26] [27] . The distinctive characteristic of HEVC is its capability of achieving high compression performance at approximately half the bit rate required by H.264/AVC with same image quality [25] [26] [27] . Also HEVC was demonstrated to be especially effective for high-resolution video applications [27] . However, HEVC possesses a significant computational complexity in terms of arithmetic operations [26] [27] [28] . In fact, HEVC can be 2-4 times more computationally demanding when compared to H.264/AVC [26] . Therefore, low complexity DCT-like approximations may benefit future video codecs including emerging HEVC/H.265 systems.
Several efficient algorithms were developed and a noticeable literature is available [10, [29] [30] [31] [32] [33] [34] [35] .
Although fast algorithms can significantly reduce the computational complexity of computing the DCT, floating-point operations are still required [11] . Despite their accuracy, floating-point operations are expensive in terms of circuitry complexity and power consumption. Therefore, minimizing the number of floating-point operations is a sought property in a fast algorithm. One way of circumventing this issue is by means of approximate transforms.
The aim of this paper is two-fold. First, we introduce a new DCT approximation that possesses an extremely low arithmetic complexity, requiring only 14 additions. This novel transform was obtained by means of solving a tailored optimization problem aiming at minimizing the transform computational cost. Second, we propose hardware implementations for several 2-D 8-point approximate DCT. The approximate DCT methods under consideration are (i) the proposed transform; (ii) the 2008 Bouguezel-Ahmad-Swamy (BAS) DCT approximation [36] ; (iii) the parametric transform for image compression [37] ; (iv) the Cintra-Bayer (CB) approximate DCT based on the rounding-off function [38] ; (v) the modified CB approximate DCT [39] ; and (vi) the DCT approximation proposed in [40] in the context of beamforming. All introduced implementations are sought to be fully parallel time-multiplexed 2-D architectures for 8×8 data blocks. Additionally, the pro-posed designs are based on successive calls of 1-D architectures taking advantage of the separability property of the 2-D DCT kernel. Designs were thoroughly assessed and compared.
This paper unfolds as follows. In Section 2, we discuss the role of DCT-like fast algorithms for video CODECs while proposing some new possibilities for low-power video processing where rapid reconfiguration of the hardware realization is possible. In Section 3, we review selected approximate methods for DCT computation and describe associate fast algorithms in terms of matrix factorizations. Section 4 details the proposed transform and its fast algorithm based on matrix factorizations. Section 5 discusses the computational complexity of the approximate DCT techniques.
Performance measures are also quantified and evaluated to assess the proposed approximate DCT as well as the remaining selected approximations. In Section 6 digital hardware architectures for discussed algorithms are supplied both for 1-D and 2-D analysis. Hardware resource consumptions using field programmable gate array (FPGA) and CMOS 45 nm application-specific integrated circuit (ASIC) technologies are tabulated. Conclusions and final remarks are in Section 7.
Reconfigurable DCT-like Fast Algorithms in Video CODECs
In current literature, several approximate methods for the DCT calculation have been archived [11] .
While not computing the DCT exactly, such approximations can provide meaningful estimations at low-complexity requirements. In particular, some DCT approximations can totally eliminate the requirement for floating-point operations-all calculations are performed over a fixed-point arithmetic framework. Prominent 8-point approximation-based techniques were proposed in [14, 15, [36] [37] [38] [39] [40] [41] [42] [43] [44] . Works addressing 16-point DCT approximations are also archived in literature [43, 45, 46] .
In general, these approximation methods employ a transformation matrix whose elements are defined over the set {0, ±1/2, ±1, ±2}. This implies null multiplicative complexity, because the required operations can be implemented exclusively by means of binary additions and shift operations. Such DCT approximations can provide low-cost and low-power designs and effectively replace the exact DCT and other DCT-like transforms. Indeed, the performance characteristics of the low complexity DCT approximations appear similar to the exact DCT, while their associate hardware implementations are economical because of the absence of multipliers [14, 15, [36] [37] [38] [39] [40] [41] [42] [43] [43] [44] [45] [46] . As a consequence, some prospective applications of DCT approximations are found in real-time video transmission and processing.
Emerging video standards such as HEVC provide for reconfigurable operation on-the-fly which makes the availability of an ensemble of fast algorithms and digital VLSI architectures a valuable asset for low-energy high-performance embedded systems. For certain applications, low circuit complexity and/or power consumption is the driving factor, while for certain other applications, highest picture quality for reasonably low power consumption and/or complexity may be more important. In emerging systems, it may be possible to switch modus operandi based on the demanded picture quality vs available energy in the device. Such feature would be invaluable in high quality smart video devices demanding extended battery life. Thus, the availability of a suite of fast algorithms and implementation libraries for several efficient DCT approximation algorithms may be a welcoming contribution.
For example, in a future HEVC system, it may be possible to reconfigure the DCT engine to use a higher complexity DCT approximation which offers better signal-to-noise ratio (SNR) when the master device is powered by a remote power source, and then have the device seamlessly switch into a low complexity fast DCT algorithm when the battery storage falls below a certain threshold, for example [47] . Alternatively, the CODEC may be reconfigured in real-time to switch between different DCT approximations offering varying picture quality and power consumptions depending on the measured SNR of the incoming video stream, which would be content specific and very difficult to predict without resorting to real-time video metrics [48] .
Furthermore, another possible application for a suite of DCT approximation algorithms in the light of reconfigurable video codecs is the intelligent intra-frame fast reconfiguration of the DCT core to take into account certain local frame information and measured SNR metrics. For example, certain parts of a frame can demand better picture quality (foreground, say) when compared to relatively unimportant part of the frame (background, say) [48] . In such a case, it may be possible to switch DCT approximations algorithms on an intra frame basis to take into account the varying demands for picture clarity within a frame as well as the availability of reconfigurable logic based digital DCT engines that support fast reconfiguration in real-time.
Review of Approximate DCT Methods
In this section, we review the mathematical description of the selected 8-point DCT approximations.
All discussed methods here consist of a transformation matrix that can be put in the following format:
The diagonal matrix usually contains irrational numbers in the form 1/ √ m, where m is a small positive integer. In principle, the irrational numbers required in the diagonal matrix would require an increased computational complexity. However, in the context of image compression, the diagonal matrix can simply be absorbed into the quantization step of JPEG-like compression procedures [15, [36] [37] [38] [39] 42] . Therefore, in this case, the complexity of the approximation is bounded by the complexity of the low-complexity matrix. Since the entries of the low complexity matrix comprise only powers of two in {0, ±1/2, ±1, ±2}, null multiplicative complexity. is achieved.
In the next subsections, we detail these methods in terms of its transformation matrices and the associated fast algorithms obtained by matrix factorization techniques. All derived fast algorithms employ sparse matrices whose elements are the above-mentioned powers of two. 
. A fast algorithm for matrix T 1 can be derived by means of matrix factorization. Indeed, T 1 can be written as a product of three sparse matrices having {0, ±1/2, ±1} elements as shown below [36] : Matrices I n andĪ n denote the identity and counter-identity matrices of order n, respectively. It is recognizable that matrix A 1 is the well-known decimation-in-frequency structure present in several fast algorithms [11] .
Parametric Transform
Proposed in 2011 by Bouguezel-Ahmad-Swamy [37] , the parametric transform is an 8-point orthogonal transform containing a single parameter a in its transformation matrix C (a) . In this work, we refer to this method as the BAS-2011 transform. It is given as follows:
Usually the parameter a is selected as a small integer in order to minimize the complexity of T (a) . In [37] , suggested values are a ∈ {0, 1/2, 1}. The value a = 1/2 will not be considered in our analyses because in hardware it represents a right-shift which may incur in computational errors. Another possible value that furnishes a low-complexity, error-free transform is a = 2. The matrix factorization of T (a) that leads to its fast algorithm is [37] :
and A 4 = diag
. Matrix P 1 performs the simple permutation (1)(2 5 6 4 8 7)(3), where cyclic notation is employed [49, p. 77] . This is a compact notation to denote permutation. In this particular case, it means that component indices are permuted according to 2 → 5 → 6 → 4 → 8 → 7 → 2. Indices 1 and 3 are unchanged. Therefore, P 1 represents no computational complexity.
CB-2011 Approximation
By means of judiciously rounding-off the elements of the exact DCT matrix, a DCT approximation was obtained and described in [38] . The resulting 8-point approximation matrix is orthogonal and contains only elements in {0, ±1}. Clearly, it possesses very low arithmetic complexity [38] . The matrix derived transformation matrix C 2 is given by:
where
. An efficient factorization for the fast algorithm for T 2 was proposed in [38] as described below:
and A 6 = diag 1 1 1 −1 , −1, I 5 . Matrix P 2 corresponds to the following permutation: (1)(2 5 8)(3 7 6 4).
Modified CB-2011 Approximation
The transform proposed in [39] is obtained by replacing elements of the CB-2011 matrix with zeros.
The resulting matrix is given by:
This particular DCT approximation has the distinction of requiring only 14 additions for its computation [39] .
Approximate DCT in [40]
In [40] , a DCT approximation tailored for a particular radio-frequency (RF) application was obtained in accordance with an exhaustive computational search. This transformation is given by
. The fast algorithm for its computation consists of the following matrix factorization:
, and matrix P 3 denotes the permutation (1)( 2 5) (3)(4 7 6)(8).
Proposed Transform
We aim at deriving a novel low-complexity approximate DCT. For such end, we propose a search over the 8 × 8 matrix space in order to find candidate matrices that possess low computation cost.
Let us define the cost of a transformation matrix as the number of arithmetic operations required for its computation. One way to guarantee good candidates is to restrict the search to matrices whose entries do not require multiplication operations. Thus we have the following optimization problem:
where T * is the sought matrix and cost(T) returns the arithmetic complexity of T. Additionally, the following constraints were adopted:
1. Elements of matrix T must be in {0, ±1, ±2} to ensure that resulting multiplicative complexity is null;
2. We impose the following form for matrix T:
where a i ∈ {0, 1, 2}, for i = 0, 1 . . . , 6;
3. All rows of T are non-null;
4. Matrix T · T ⊤ must be a diagonal matrix to ensure orthogonality of the resulting approximation [50] .
Constraint 2) is required to preserve the DCT-like matrix structure. We recall that the exact 8-point DCT matrix is given by [35] :
Above optimization problem is algebraically intractable. Therefore we resorted to exhaustive computational search. As a result, eight candidate matrices were found, including the transform matrix proposed in [39] . Among these minimal cost matrices, we separated the matrix that presents the best performance in terms of image quality of compressed images according the JPEG-like technique employed in [36] [37] [38] [39] [41] [42] [43] [44] , and briefly reviewed in next Section 5.
An important parameter in the image compression routine is the number of retained coefficients in the transform domain. In several applications, the number of retained coefficients is very low. [52, 53] . Therefore, as a compromise, we adopted the number of retained coefficients equal to 10, as suggested in the experiments by Bouguezel et al. [41, 42] .
The solution of (1) is the following DCT approximation:
. Matrix T * has entries in {0, ±1} and it can be given a sparse factorization according to:
, and P 4 is the permutation (1)(2 5 6 8 4 3 7).
Computational Complexity and Performance Analysis
The performance of the DCT approximations is often a trade-off between accuracy and computational complexity of a given algorithm [11] . In this section, we assess the computational complexity of the discussed methods and objectively compare them. Additionally, we separate several performance measures to quantify how "close" each approximation are; and to evaluate their performance as image compression tool.
Arithmetic Complexity
We adopt the arithmetic complexity as figure of merit for estimating the computational complexity. The arithmetic complexity consists of the number of elementary arithmetic operations (additions/subtractions, multiplications/divisions, and bit-shift operations) required to compute a given transformation. In other words, in all cases, we focus our attention to the low-complexity matrices:
, and the proposed matrix T * . For instance, in the context of image and video compression, the complexity of the diagonal matrix can be absorbed into the quantization step [15, [36] [37] [38] [39] 42] ; therefore the diagonal matrix does not contribute towards an increase of the arithmetic complexity [38, 39] .
Because all considered DCT approximations have null multiplicative complexity, we resort to comparing them in terms of their arithmetic complexity assessed by the number of additions/subtractions and bit-shift operations. Table 1 displays the obtained complexities. We also include the complexity of the exact DCT calculated (i) directly from definition [10] and (ii) according to Arai fast algorithm for the exact DCT [33] .
We derived a fast algorithm for the proposed transform, employing only 14 additions. This is the same very low-complexity exhibited by the Modified CB-2011 approximation [39] . To the best of our knowledge these are DCT approximations offering the lowest arithmetic complexity in literature.
Comparative Performance
We employed three classes of assessment tools: (i) matrix proximity metrics with respect to the exact DCT matrix; (ii) transform-related measures; and (iii) image quality measures in image compression. For the first class of measures, we adopted the total error energy [38] and the meansquare error (MSE) [11, 13] . For transform performance evaluation, we selected the transform coding gain (C g ) [11, 13] and the transform efficiency (η) [11, 54] . Finally, for image quality assessment we employed the peak SNR (PSNR) [55, 56] and the universal quality index (UQI) [57] . Next subsections furnish a brief description of each of these measures. 
Matrix Proximity Metrics
LetĈ be an approximate DCT matrix and C be the exact DCT matrix. The total error energy is an energy-based measure for quantifying the "distance" between C andĈ. It is described as follows [38] .
Let H m (ω; T) is the transfer function of the m-th row of a given matrix T as shown below:
where  = √ −1 and t m,n is the (m, n)-th element of T. Then the row-wise error energy related to the difference between C andĈ is furnished by:
We note that, for each row m at any angular frequency ω ∈ [0, π] in radians per sample, D m (ω; C − C) expression quantifies how discrepant a given approximation matrixĈ is from the matrix C. In this way, a total error energy departing from the exact DCT can be obtained by [38] :
Above integral can be computed by numerical quadrature methods [58] .
For the MSE evaluation, we assume that the input signal is a first-order Gaussian Markov process with zero-mean, unit variance, and correlation equal to 0.95 [11, 13] . Typically images satisfy these requirements [11] . The MSE is mathematically detailed in [11, 13] and should be minimized to maintain the compatibility between the approximation and the exact DCT outputs [11] .
Transform-related Measures
The transform coding gain is an important figure of merit to evaluate the coding efficiency of a given transform as a data compression tool. Its mathematical description can be found in [11, 13] .
Another measure to evaluate the transform coding gain is the transform efficiency [11, 54] . The optimal KLT converts signals into completely uncorrelated coefficients that has transform efficiency equal to 100, whereas the DCT-II achieves a transform efficiency of 93.9911 for Markovian data at correlation coefficient of 0.95 [11] .
Image Quality Measures in JPEG-like Compression
For quality analysis, images were submitted to a JPEG-like technique for image compression. The resulting compressed images are then assessed for image degradation in comparison to the original input image. Thus, 2-D versions of the discussed methods are required. An 8×8 image block A has its 2-D transform mathematically expressed by [59] :
where T is a considered transformation. Input images were divided into 8×8 sub-blocks, which were submitted to the 2-D transforms. For each block, this computation furnished 64 coefficients in the approximate transform domain for a particular transformation. According to the standard zigzag sequence [60] , only the 2 ≤ r ≤ 20 initial coefficients in each block were retained and employed for image reconstruction [38] . This range of r corresponds to high compression. All the remaining coefficients were set to zero. The inverse procedure was then applied to reconstruct the processed image.
Subsequently, recovered images had their PSNR [55] and UQI [57] evaluated. The PSNR is a standard quality metric in the image processing literature [56] , and the UQI is regarded as a more sophisticate tool for quality assessment, which takes into consideration structural similarities between images under analysis [38, 57] .
This methodology was employed in [14] , supported in [36, 37, [41] [42] [43] , and extended in [38, 39] . However, in contrast to the JPEG-like experiments described in [36, 37, [41] [42] [43] , the extended experiments considered in [38, 39] adopted the average image quality measure from a collection of representative images instead of resorting to measurements obtained from single particular images.
This approach is less prone to variance effects and fortuitous input data, being more robust [61] . For the above procedure, we considered a set of 45 8-bit greyscale 512 × 512 standard images obtained from a public image bank [62] . 
Performance Results

Figure 1 presents the resulting average PSNR and average UQI absolute percentage error (APE)
relative to the DCT, for r = 2, 3, . . . , 20, i.e., for high compression ratios [38] . The proposed transform could outperform the Modified CB-2011 approximation for 10 ≤ r ≤ 15, i.e., when 84.38% to 76.56% of the DCT coefficients are discarded. Such high compression ratios are employed in several applications [41, [51] [52] [53] 63] . Table 2 shows the performance measures for the considered transforms. Average PSNR and UQI measures are presented for all considered images at a selected high compression ratio r = 10. The approximate transform proposed in [40] could outperform remaining methods in terms of proximity measures (total energy error and MSE) when compared to the exact DCT. It also furnished good image quality measure results (average PSNR = 27.567 dB). However, at the same time, it is the most expensive approximation measured by its computational cost as shown in Table 1 . A qualitative comparison based on the resulting compressed image Lena [62] obtained from the above describe procedure for r = 10 is shown in Fig. 2 . Fig. 1 and Table 2 illustrate the usual trade-off between computational complexity and performance. For instance, although BAS-2011 (for a = 0) could yield a better PSNR figure when compared with the proposed algorithm, it is computationally more demanding (about 14.3% more operations) and its coding gain and transform efficiency are improved in only 7.9% and 5%, respectively. In contrast, the proposed algorithm requires only 14 additions, which can lead to smaller, faster and more energy efficient circuitry designs. In the next section, we offer a comprehensive hardware analysis and comparison of the discussed algorithms with several implementation specific figures of merit. Table II illustrate this behavior.
Implementation in Real Time Video Compression Software
The proposed approximate DCT transform was embedded into an open source HEVC standard reference software [64] in order to assess its performance in real time video coding. The original integer transform prescribed in the selected HEVC reference software is a scaled approximation of Chen DCT algorithm [65] , which employs 26 additions. For comparison, the proposed approximate DCT requires only 14 additions. Both algorithms were evaluated for their effect on the overall performance of the encoding process by obtaining rate-distortion (RD) curves for standard video sequences. The curves were obtained by varying the quantization point (QP) from 0 to 50 and obtaining the PSNR of the proposed approximate transform with reference to the Chen DCT implementation, which is already implemented in the reference software, along with the bits/frame of the encoded video. The PSNR computation was performed by taking the average PSNR obtained from the three channels YCbCr of the color image, as suggested in [66, p. 55] . Fig. 3 depicts the obtained RD curves for the 'BasketballPass' test sequence. Fig. 4 shows particular 416×240 frames for QP ∈ {0, 32, 50} when the proposed approximate DCT and the Chen DCT are considered.
The RD curves reveals that the difference in the rate points of Chen DCT and proposed ap- proximation is negligible. In fact, the mean absolute difference was 0.1234 dB, which is very low.
Moreover, the frames show that both encoded video streams using the above two DCT transforms are almost identical. For each QP value, the PSNR values between the resulting frames were 82.51 dB, 42.26 dB, and 36.38 dB, respectively. These very high PSNR values confirm the adequacy of the proposed scheme.
Digital Architectures and Realizations
In this section we propose architectures for the detailed 1-D and 2-D approximate 8-point DCT. We aim at physically implementing (2) for various transformation matrices. Introduced architectures were submitted to (i) Xilinx FPGA implementations and (ii) CMOS 45 nm application specific integrated circuit (ASIC) implementation up to the synthesis level.
This section explores the hardware utilization of the discussed algorithms while providing a comparison with the proposed novel DCT approximation algorithm and its fast algorithm realization. Our objective here is to offer digital realizations together with measured or simulated metrics of hardware resources so that better decisions on the choice of a particular fast algorithm and its implementation can be reached.
Proposed Architectures
We propose digital computer architectures that are custom designed for the real-time implementation of the fast algorithms described in Section 3. The proposed architectures employs two parallel realizations of DCT approximation blocks, as shown in Fig. 5 .
The 1-D approximate DCT blocks (Fig. 5 ) implement a particular fast algorithm chosen from the collection described earlier in the paper. The first instantiation of the DCT block furnishes a row-wise transform computation of the input image, while the second implementation furnishes a column-wise transformation of the intermediate result. The row-and column-wise transforms can be any of the DCT approximations detailed in the paper. In other words, there is no restriction for both row-and column-wise transforms to be the same. However, for simplicity, we adopted identical transforms for both steps.
Between the approximate DCT blocks a real-time row-parallel transposition buffer circuit is required. Such block ensures data ordering for converting the row-transformed data from the first DCT approximation circuit to a transposed format as required by the column transform circuit.
The transposition buffer block is detailed in Fig. 6 .
The digital architectures of the discussed approximate DCT algorithms were given hardware signal flow diagrams as listed below:
1. Proposed novel algorithm and architecture shown in Fig. 7(a) ; Fig. 7(b); 3. BAS-2011 architecture shown in Fig. 7(c); 4. CB-2011 architecture shown in Fig. 7(d) ;
BAS-2008 architecture shown in
5. Modified CB-2011 architecture shown in Fig. 7(e); 6. Architecture for the algorithm in [40] shown in Fig. 7(f) .
The circuitry sections associated to the constituent matrices of the discussed factorizations are emphasized in the figures in bold or dashed boxes.
Xilinx FPGA Implementations
Discussed methods were physically realized on a FPGA based rapid prototyping system for various register sizes and tested using on-chip hardware-in-the-loop co-simulation. The architectures were designed for digital realization within the MATLAB environment using the Xilinx System Generator (XSG) with synthesis options set to generic VHDL generation. This was necessary because the autogenerated register transfer language (RTL) hardware descriptions are targeted on both FPGAs as well as custom silicon using standard cell ASIC technology.
The proposed architectures were physically realized on Xilinx Virtex-6 XC6VSX475T-2ff1156 device. The architectures were realized with fine-grain pipelining for increased throughput. Clocked registers were inserted at appropriate points within each fast algorithm in order to reduce the critical path delay as much as possible at a small cost to total area. It is expected that the additional logic overheard due to fine grain pipelining is marginal. Realizations were verified on FPGA chip using a Xilinx ML605 board at a clock frequency of 100 MHz. Measured results from the FPGA realization were achieved using stepped hardware-in-the-loop verification.
Several input precision levels were considered in order to investigate the performance in terms of digital logic resource consumptions at varied degrees of numerical accuracy and dynamic range.
Adopting system word length L ∈ {4, 8, 12, 16}, we applied 10,000 random 8-point input test vectors using hardware co-simulation. The test vectors were generated from within the MATLAB environment and routed to the physical FPGA device using JTAG [67] based hardware co-simulation.
JTAG is a digital communication standard for programming and debugging reconfigurable devices such as Xilinx FPGAs.
Then the measured data from the FPGA was routed back to MATLAB memory space. Each Results are reported in Table 3 . Quantities were obtained from the Xilinx FPGA synthesis and place-route tools by accessing the xflow.results report file for each run of the design flow. In addition, the static (Q p ) and dynamic power (D p ) consumptions were estimated using the Xilinx XPower Analyzer.
From Table 3 it is evident that the proposed transform and the modified CB-2011 approximation are faster than remaining approximations. Moreover, these two particular designs achieve the lowest consumption of hardware resources when compared with remaining designs.
CMOS 45 nm ASIC Implementation
The digital architectures were first designed using Xilinx System Generator tools within the Matlab/Simulink environment. Thereafter, the corresponding circuits were simulated using bit-true cycle-accurate models within the Matlab/Simulink software framework. The architectures were then converted to corresponding digital hardware description language designs using the autogenerate feature of the System Generator tool. The resulting hardware description language code led to physical implementation of the architectures using Xilinx FPGA technology, which in turn led to extensive hardware co-simulation on FPGA chip. Hardware co-simulation was used for verification of the hardware description language designs which were contained in register transfer language (RTL) libraries. Thus, the above mentioned verified RTL code for each of the 2-D architectures was ported to the Cadence RTL Compiler environment for mapping to application specific CMOS technology. To guarantee that the auto-generated RTL could seamlessly compile in the CMOS design environment, we ensured that RTL code followed a behavioral description which did not contain any FPGA specific (vendor specific) instructions. By adopting standard IEEE 1164 libraries and behavioral RTL, the resulting code was compatible with Cadence Encounter for CMOS standard cell synthesis.
For this purpose, we used FreePDK, a free open-source ASIC standard cell library at the 45 nm node [68] . The supply voltage of the CMOS realization was fixed at V DD = 1.1 V during estimation of power consumption and logic delay. The adopted figures of merit for the ASIC synthesis were:
area (A) in mm 2 , critical path delay (T ) in ns, area-time complexity (AT ) in mm 2 · ns, dynamic power consumption in watts, and area-time-squared complexity (AT 2 ) in mm 2 · ns 2 . Results are displayed in Table 4 and 5.
The AT complexity is an adequate metric when the chip area is more relevant than speed or computational throughput. On the other hand, AT 2 is employed when real-time speed is the most important driving force for the optimizations in the logic designs. In all cases, clear improvements in maximum real-time clock frequency is predicted over the same RTL targeted at FPGA technology. 
Conclusion
In this paper, we proposed (i) a novel low-power 8-point DCT approximation that require only 14 addition operations to computations and (ii) hardware implementation for the proposed transform and several other prominent approximate DCT methods, including the designs by BouguezelAhmad-Swamy. We obtained that all considered approximate transforms perform very close to the ideal DCT. However, the modified CB-2011 approximation and the proposed transform possess lower computational complexity and are faster than all other approximations under consideration.
In terms of image compression, the proposed transform could outperform the modified CB-2011 algorithm. Hence the new proposed transform is the best approximation for the DCT in terms of computational complexity and speed among the approximate transform examined.
Introduced implementations address both 1-D and 2-D approximate DCT. All the approximations were digitally implemented using both Xilinx FPGA tools and CMOS 45 nm ASIC technology.
The speeds of operation were much greater using the CMOS technology for the same function word size. Therefore, the proposed architectures are suitable for image and video processing, being candidates for improvements in several standards including the HEVC.
Future work includes replacing the FreePDK standard cells with highly optimized proprietary digital libraries from TSMC PDK [68] and continuing the CMOS realization all the way up to chip fabrication and post-fab test on a measurement system. Additionally, we intend to develop the approximate versions for the 4-, 16-, and 32-point DCT as well as to the 4-point discrete sine transform, which are discrete transforms required by HEVC.
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